

CLAIMS

What is claimed is:

1 1. A memory to provide off boundary memory access,
2 comprising:
3 a right memory array having a plurality of right memory
4 rows;
5 a left memory array having a plurality of left memory rows;
6 a plurality of row lines each having a right memory row and
7 left memory row, respectively; and
8 an off boundary row address decoder coupled to the right
9 and left memory arrays, the off boundary row address decoder to
10 perform an off boundary memory access.

11 2. The memory of claim 1, wherein,
12 the memory is an off boundary memory.

13 3. The memory of claim 1, wherein,
14 the off boundary memory access includes
15 accessing a desired plurality of memory addresses from
16 one of a right or left memory row of a row line and from
17 one of a left or right memory row of an adjacent row line.

18 4. The memory of claim 1, wherein,
19 the off boundary memory access to be performed within one
20 memory access cycle.

21 5. The memory of claim 1, wherein,

2 the off boundary row address decoder to select appropriate
3 right and left memory rows based upon a starting address and a
4 sequence number to access the desired plurality of memory
5 addresses.

1 6. The memory of claim 1, further comprising:
2 a column select decoder to select appropriate bit columns
3 of right and left memory rows based upon a starting address and
4 a sequence number to access the desired plurality of memory
5 addresses.

1 7. The memory of claim 1, wherein,
2 the off boundary row address decoder further includes
3 a plurality of row decoders, each row decoder coupled
4 to a respective left and right memory row of a row line,
5 the row decoder to decode an address to access the desired
6 plurality of memory addresses data within the respective
7 left and right memory row of the row line.

1 8. The memory of claim 7, wherein,
2 each row decoder is coupled to at least one adjacent row
3 decoder.

1 9. The memory of claim 8, wherein,
2 each row decoder is coupled to the at least one adjacent
3 row decoder by a multiplexer.

1 10. The memory of claim 9, wherein,
2 the off boundary row address decoder further includes

3 an off boundary detector coupled to each of the
4 multiplexers.

1 11. The memory of claim 10, wherein
2 based upon a starting address and a sequence number, the
3 off boundary detector to determine whether an off boundary
4 memory access is needed, and if so, the off boundary memory
5 detector to generate an off boundary signal to control the
6 multiplexers.

7
8
9
10
11
12 12. The memory of claim 11, wherein,
13 the off boundary signal to control the multiplexers in that
14 after the memory addresses from one of a right or left memory
15 row of a first row line selected by a row decoder are accessed,
16 then the appropriate memory addresses from one of a left or
17 right memory row of an adjacent row line to be accessed by an
18 adjacent row decoder.

1 13. A signal processor comprising:
2 at least one signal processing unit, the at least one
3 signal processing unit coupled to an off boundary memory by a
4 data bus,
5 the off boundary memory including
6 a right memory array having a plurality of right
7 memory rows;
8 a left memory array having a plurality of left memory
9 rows;
10 a plurality of row lines each having a right memory

11 row and left memory row, respectively; and
12 an off boundary row address decoder coupled to the
13 right and left memory arrays, the off boundary row address
14 decoder to perform an off boundary memory access.

1 14. The signal processor of claim 13, wherein,
2 the signal processor is a digital signal processor to
3 perform digital signal processing instructions.

1 15. The signal processor of claim 13, wherein,
2 the off boundary memory access includes
3 accessing a desired plurality of memory addresses from
4 one of a right or left memory row of a row line and from
5 one of a left or right memory row of an adjacent row line.

1 16. The signal processor of claim 13, wherein,
2 the off boundary memory access to be performed within one
3 memory access cycle.

1 17. The signal processor of claim 13, wherein,
2 the off boundary row address decoder to select appropriate
3 right and left memory rows based upon a starting address and a
4 sequence number to access the desired plurality of memory
5 addresses.

1 18. The signal processor of claim 13, further comprising:
2 a column select decoder to select appropriate bit columns
3 of right and left memory rows based upon a starting address and
4 a sequence number to access the desired plurality of memory

5 addresses.

1 19. The signal processor of claim 13, wherein, the off
2 boundary row address decoder further includes
3 a plurality of row decoders, each row decoder coupled to a
4 respective left and right memory row of a row line, the row
5 decoder to decode an address for accessing the desired plurality
6 of memory addresses data within the respective left and right
7 memory row of the row line.

20. The signal processor of claim 19, wherein,
each row decoder is coupled to at least one adjacent row
decoder.

21. The signal processor of claim 20, wherein,
each row decoder is coupled to the at least one adjacent
row decoder by a multiplexer.

22. The signal processor of claim 21, wherein,
the off boundary row address decoder further includes
an off boundary detector coupled to each of the
multiplexers.

23. The signal processor of claim 22, wherein
based upon a starting address and a sequence number, the
off boundary detector to determine whether an off boundary
memory access is needed, and if so,
the off boundary detector to generate an off boundary
signal to control the multiplexers.

1 24. The signal processor of claim 23, wherein,
2 the off boundary signal to control the multiplexers in that
3 after the memory addresses from one of a right or left memory
4 row of a first row line selected by a row decoder are accessed,
5 then the appropriate memory addresses from one of a left or
6 right memory row of an adjacent row line are accessed by an
7 adjacent row decoder.

1 25. A method to provide off boundary memory access in a
2 memory, the method comprising:
3 apportioning a memory into a right memory array having a
4 plurality of right memory rows and a left memory array having a
5 plurality of left memory rows;
6 defining a plurality of row lines each having a right
7 memory row and left memory row, respectively; and
8 performing an off boundary memory access by accessing a
9 desired plurality of memory addresses from one of a right or
10 left memory row of a row line and from one of a left or right
11 memory row of an adjacent row line.

1 26. The method of claim 25, wherein,
2 the off boundary memory access is performed within one
3 memory access cycle.

1 27. The method of claim 25, further comprising:
2 selecting appropriate right and left memory rows based upon
3 a starting address and a sequence number to access the desired
4 plurality of memory addresses.

1 28. The method of claim 25, further comprising:
2 selecting appropriate bit columns of right and left memory
3 rows based upon a starting address and a sequence number to
4 access the desired plurality of memory addresses.

1 29. The method of claim 25, further comprising:
2 decoding an address for accessing the desired plurality of
3 memory addresses data within a respective left and right memory
4 row of a row line.

100763
1 30. The method of claim 29, further comprising:
2 coupling each row line to at least one adjacent row line by
3 a multiplexer.

100763
1 31. The method of claim 30, further comprising:
2 determining whether an off boundary memory access is needed
3 based upon a starting address and a sequence number, and if so,
4 generating an off boundary signal to control the
5 multiplexers.

1 32. The method of claim 31, wherein,
2 the off boundary signal controls the multiplexers in that
3 after the memory addresses from one of a right or left memory
4 row of a first row line are accessed,
5 then the appropriate memory addresses from one of a left or
6 right memory row of an adjacent row line are accessed.